Contents:
Instruction-level simulator for the 16-bit Boneless CPU. The architecture for the Boneless CPU is defined here.